

First International Computer, Inc

Portable Computer Group HW Department

Board name : MotherBoard Schematic

Project : VME40


Version : 0.3

Initial Date : 04/28/ 2009


Manager Sign by: AVERY/RICHARD

Drawing by : Chris

Total confirm by: RICHARD

		First International Computer, Inc. SFL NO.300, Yang Guang St., Neih4 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751	
		Confidential	
Title: Penryn+Candiga GL40+ICH9M(VME40)			
Size: C	Document Number:		Rev: 0.1
Date: Friday, September 04, 2009 Sheet 1 of 47			

3. Block Diagram :



4. Nat name Description :

Voltage Rails

DCIN	Primary DC system power supply
PMU5V	5.0V always on power rail by LATCH or ACIN
PMU3V	3.3V always on power rail by LATCH or ACIN
5VDDA	3.3V power rail by PSUSC#
3VDDA	5.0V power rail by PSUSC#
3VDDM	3.3V switched power rail by SUSTAT_B#
5VDDM	5.0V switched power rail by SUSTAT_B#
1.5VDDM	1.5V power rail for CPU PLL/DMI;PCIE;DDRII DLLs for GMCH/Core;PCIE for ICH7m by SUSTAT_B#
VCC_CORE	Core Voltage for CPU
1.05VDDM	1.05V power rail for AGTL+ termination/Core for GMCH by SUSTAT_B#
1.8VDDS	1.8V power rail for DDRII by PSUSC#
0.9VDDT_DDRII	0.9V DDRII Termination Voltage by SUSTAT_B#

Part Naming Conventions

C	= Capacitor
CN	= Connector
D	= Diode
F	= Fuse
L	= Inductor
Q	= Transistor
R	= Resistor
RP	= Resistor Pack
U	= Arbitrary Logic Device
Y	= Crystal and Osc

Net Name Suffix

= Active Low signal


5. Board Stack up Description

PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer(High Speed)
Layer 4		Stripline Layer(High Speed)
Layer 5		Power Plane
Layer 6		Solder Side, Microstrip signal Layer

	Single End Impedance	Differential Impedance for Microstrip	Differential Impedance for Stripline
Host Clock	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
SRC Clock	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
Host Bus	55 ohm +/- 15%		
DDR2 CLK	42 ohm +/- 15%	70 ohm +/- 20%	70 ohm +/- 20%
DDR2 Strobe	55 ohm +/- 15%		85 ohm +/- 20%
DDR2 Bus	55 ohm +/- 15%		
DMI Bus	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
PCIE Bus	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
SATA		95 ohm +/- 15%	100 ohm +/- 15%
SDVO	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
LVDS		100 ohm +/- 15%	100 ohm +/- 15%
USB		90 ohm +/- 15%	90 ohm +/- 15%
IEEE1394		110 ohm +/- 15%	110 ohm +/- 15%
Lan	50 ohm +/- 15%		

- Title
- Block Diagram
- ANNOTATIONS
- DDRII Layout Guideline
- Timing Diagram
- Schematic Modify
- Penryn Processor(1/2)
- Penryn Processor(2/2)
- CPU Thermal
- Candiga GL40 Host(1/6)
- Candiga GL40 DMI/Graphic(2/6)
- Candiga GL40 DDRII(3/6)
- Candiga GL40 Power(4/6)
- Candiga GL40 Power(5/6)
- Candiga GL40 GND(6/6)
- DDRII SDRAM SO-DIMM0
- DDRII SDRAM SO-DIMM1
- Clock Generator
- ICH9M PCI/PCIE/DMI(1/4)
- ICH9M CPU/IDE/SATA(2/4)
- ICH9M GPIO(3/4)
- ICH9M Power/GND(4/4)
- Bios / Reset Circuit
- LCD CNN
- CRT CNN
- DIP SW / LED / LID SW
- HDD CNN / ODD CNN
- USB / MDC / ESATA
- Mini-WLAN / 3G module
- INT KB / GP / POW / MMB
- Express Card / CCD / BT
- Card-Reader AU6433
- LAN RTL8111DL
- TRANSFORMER
- Azalia ALC272 Codec
- HP / MIC
- PMX
- Screw Hole
- block
- Power Block
- ADPIN, BATIN, DCIN
- Charger
- 3/5VDDA/S/M , PMU3/5V
- 1.8V , 0.9 / 1.05 / 1.5 VDDM
- CPU CORE
- MMB Board
- USB Board

		First International Computer, Inc. SFL NO.300,Yang Guang St.,Neh4 114 TAIPEI, TAIWAN, R.O.C (886-2) 8751-8751	
Title		Penryn+Candiga GL40+ICH9M(VME40)	
Size	Document Number		Rev
C	Annotations		0.1
Date:	Friday, September 04, 2009	Sheet	3 of 47


8. Layout Guideline :

Crestline DDRII Layout Guidelines

DDRII Signal Groups

Group	Signal Name	Length Matching and Length Formulas
Data	SA_DQ[63..0]/SB_DQ[63..0] SA_DM[7..0]/SB_DM[7..0] SA_DQS[7..0]/SB_DQS[7..0]	
Address	SA_MA[13..0]/SB_MA[13..0] SA_BS[2..0]/SB_BS[2..0] SA_RAS#/SB_RAS# SA_CAS#/SB_CAS# SA_WE#/SB_WE#	
Control	SM_CKE[3..0] SM_ODT[3..0]	
Clock	SM_CLK[3..0] SM_CK[3..0]	
FeedBack	SA_RCVENOUT#/SB_RCVENOUT# SA_RCVENIN#/SB_RCVENIN#	

CLK group : SM_CLK[3..0],SM_CK[3..0]




Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Single Ended Trace Impedance	42 +/- 15%
Differential Mode Impedance	70 +/- 20%
Nominal Trace Width	Inner Layer : 7 mils Outer Layer : 8 mils
Nominal CK to CK# Spacing (edge to edge)	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum Serpentine Spacing	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Spacing to Other DDR2	Inner Layer : 16 mils Outer Layer : 20 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length Range - P1	1000 mils +/- 250 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1	Min = 500 mils Max = 4000 mils
Total Length - P1 + L0 + L1 + L2 + S1	Max = 4500 mils
Maximim Via Count	2 (Per side)
SCK to SCK# Length Matching (Total Length)	Match total length to within 5 mils
Clock to Clock Length Match (Total Length)	Match Channel A clocks to X0 +/- 20mils Match Channel A clocks to X1 +/- 20mils
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4/12 mils to other DDR2 Outer Layer : 5/15 mils to other DDR2 Max. breakout length is 500 mils
Breakin Exception s (Reduce geometries for SO-DIMM break-in region)	CK to CK# spacing rule waived at connector spacing of 15 mils to other DDR2 Max. breakin length is 2 00 mils

Feedback group :

SA_RCVENIN#],SA_RCVENOUT#],SB_RVENIN#],SB_RCVENOUT#]

These signals are routed internally on the GMCH package and don't require any routing on the MB. As a result, can be left as NC.


Control group : SM_CKE[3..0],SM_CS#[3..0],SM_ODT[3..0]



Topology	Point-to-Point with parallel termination
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum CTRL Trace Spacing	Inner Layer : 8 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 200 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Parallel Termination Resistor	56 +/- 5%
Maximim Via Count	3
CTRL to SCK/SCK# Length Matching (Total Length including package)	(CLK-1.0") <= CTRL <= (CLK-0.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils


Command group :

SA_MA[13..0],SB_MA[13..0],SA_BS[2..0],SB_BS[2..0],SA_RAS#
SB_RAS#],SA_CAS#],SB_CAS#],SA_WE#],SB_WE#]




Topology	Point-to-Point with parallel termination
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum CMD Bus Trace Spacing	Inner Layer : 6 mils Outer Layer : 5 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Parallel Termination Resistor	56 +/- 5%
Maximim Via Count	3
CTRL to SCK/SCK# Length Matching (Total Length including package)	(CLK-1.0") <= CMD <= (CLK+1.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils

Data group : SA_DQ[63..0],SB_DQ[63..0],SA_DM[7..0],SB_DM[7..0]



Topology	Point-to-Point
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum DQ Bus Trace Spacing	Inner Layer : 6 mils Outer Layer : 8 mils
Minimum Serpentine Spacing	Same as DQ-to-DQ routing
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Maximim Via Count	2
DQ/DM to DQS Length Matching (Total Length including package)	Match DQ/DM to (SDQS - 200mils) +/- 20mils, per byte lane
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils


Data Strobe group : SA_DQS[7..0],SA_DQS#[7..0],SB_DQS[7..0],SB_DQS#[7..0]



Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Single Ended Trace Impedance	55 +/- 15%
Differential Mode Impedance	85 +/- 20%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Nominal DQS to DQS# Spacing (edge to edge)	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum DQS to DQ Spacing	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Serpentine Spacing	Inner Layer : 8 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length Range - P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Maximim Via Count	2 (Per side)
DQS to DQS# Length Matching	Match total length to within 5 mils
Clock to Clock Length Match (Total Length include package)	(CLK-0.5") <= DQS <= (CLK+1.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 8 mils to other DDR2 Outer Layer : 10 mils to other DDR2 Max. breakout length is 500 mils
Breakin Exceptions (Reduce geometries for SO-DIMM break-in region)	DQS to DQS# spacing rule waived at connector spacing of 10 mils to other DDR2 Max. breakin length is 2 00 mils


7. power on & off & S3 Sequence :

Power On Sequencing Timing Diagram
20060117A - DATA FROM NO.16809




t _{SFT_START_VCC}	Max = 3 ms
t _{BOOT}	Min = 10 us , Max = 100 us
t _{BOOT-VID-TR}	Max = 100 us
t _{CPU_UP}	Min = 10 us , Max = 30 us
t _{Vccp_UP}	Min = 10 us , Max = 30 us
t _{MCH-PWRGD}	Min = 10 us , Max = 30 us
t _{CPU_PWRGD}	Min = 3 ms , Max = 20 ms


S3 SUSPEND AND RESUME TIMING




BATTERY ONLY POWER ON TIMING



IMVP6 Power On Sequencing Timing Diagram



6.Schematic modify Item and History :




First International Computer, Inc.
SFL NO.300,Yang Guang St.,Neih4
114 TAIPEI, TAIWAN, R.O.C
(886-2) 8751-8751


Title		
Penryn+Candiga GL40+ICH9M(VME40)		
Size	Document Number	Rev
C	Schematic Modify	0.1
Date	Friday, September 04, 2009	Sheet 6 of 47



Dual Core THERMAL SENSOR




Quad Core THERMAL SENSOR




(7,11,14,16,17,18,19,20,21,22,23,24,25,26,29,30,31,32,33,35,38,43,44,45) 3VDDM ○ 3VDDM



(18,19,20,21,22,23,24,28,29,30,31,33,37,43,44) 3VDDA ○ 3VDDA

(22,25,27,30,35,39,43,44,45) 5VDDM ○ 5VDDM











DMI Routing Guideline




Breakout/in LA/LZ	Main Route LB/LY	Main Route LD/LW	Breakout/in LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Microstrip
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Stripline
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Microstrip
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Stripline
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Stripline
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Microstrip
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Stripline
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Microstrip

Parameter	Main Route Guideline	Breakout Guideline
Uncoupled Single End Impedance	55 +/- 15%	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils	
Nominal Diddential Pair-Pitch	Inner Layer : 7 mils Outer Layer : 7 mils	Inner Layer : 4 mils Outer Layer : 5 mils
Pair-to-Pair Pitch	Inner Layer : 37 mils Outer Layer : 37 mils	Inner Layer : 27 mils Outer Layer : 27 mils
Bus-to-Bus Pitch	Inner Layer : 22 mils Outer Layer : 20 mils	Inner Layer : 15 mils Outer Layer : 12 mils
Reference Plane	Ground	Ground
Splits/Voids	No routing over plane splits No routing over voids	
Trace Length-LA (GMCH Breakout)	Max = 400 mils	
Trace Length-LB (GMCH Breakout to Via2)	Max = 3600 mils	
Trace Length-LC (Via2 to Via3)	Max = 5900 mils	
Trace Length-LD (Via3 to ICH7m Breakout)	Max = 3600 mils	
Trace Length-LE (ICH7m Breakout)	Max = 400 mils	
Trace Length-L1 (LA+LB+LC+LD+LE)	Max = 8000 mils	
Trace Length-LV (ICH7m Breakout)	Max = 400 mils	
Trace Length-LW (ICH7m Breakout to Via2)	Max = 3600 mils	
Trace Length-LX (Via2 to Via3)	Max = 5900 mils	
Trace Length-LY (Via3 to GMCH Breakout)	Max = 3600 mils	
Trace Length-LZ (GMCH Breakout)	Max = 400 mils	
Trace Length-L2 (LV+LW+LX+LY+LZ)	Max = 8000 mils	

*** When routing near the edge of their reference plane , trace should maintain at least 40 mils space to the edge of the plane
*** Match the trace lengths of the complementary signals within each different ial pair to +/- 5 mils




PCIE Routing Guideline



Breakout/in LA/LZ	Main Route LB/LC/LY	Main Route LD/LW	Breakout/in LE/LV
Stripline	Microstrip	Same Routing layer as LE/LV	Microstrip
Parameter	Main Route Guideline	Breakout Guideline	
Uncoupled Single End Impedance	55 +/- 15%	55 +/- 15%	
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils		
Nominal Differential Trace S pace	Inner Layer : 7 mils Outer Layer : 7 mils	Inner Layer : 4 mils Outer Layer : 5 mils	
Pair-to-Pair Pitch	Inner Layer : 37 mils Outer Layer : 37 mils	Inner Layer : 27 mils Outer Layer : 27 mils	
Bus-to-Bus Pitch	Inner Layer : 20 mils Outer Layer : 20 mils	Inner Layer : 15 mils Outer Layer : 12 mils	
Reference Plane	Ground	Ground	
Splits/Voids	No routing over plane splits No routing over voids		
Trace Length-LA (ICH7m Breakout)	Max = 400 mils		
Trace Length-LB (ICH7m Breakout to AC cap)	Max = 10750 mils		
Trace Length-LC (AC cap to PCIe CN)	Max = 10750 mils		
Trace Length-L1 (LA+LB+LC)	Max = 12000 mils		
Trace Length-LY (PCIe CN to ICH7m Breakout)	Max = 11950 mils		
Trace Length-LZ (ICH7m Breakout)	Max = 400 mils		
Trace Length-L2 (LY+LZ)	Max = 12000 mils		

*** When routing near the edge of their reference plane , trace should maintain at least 40 mils space to the edge of the plane
*** Match the trace lengths of the complementary signals within each different ial pair to +/- 5 mils



First International Computer, Inc.
SFL NO.300,Yang Guang St.,Nei4
114 TAIPEI, TAIWAN R.O.C
(886-2)8751-6751


Confidential

Penryn+Candiga GL40+ICH9M(VME40)


Crestline Ground (6/6)

Date: Friday, September 04, 2009 Rsheet 15 of 47


檔



SO-DIMM1








RTC Circuit

1. RC delay time should be in the range of 18-25ms
2. It is recommended that this larger capacitor and small resistor value in order to reduce the likelihood of glitching of RTCRST#

1. The ICH8M requires a length less than 1 inch on each branch (from crystal's terminal to RTCxN ball)
2. Routing the RTC circuit should be kept simple to simplify the trace length measurement and increase accuracy on calculating trace capacitances
3. On FR-4, a 5-mils trace has approximately 2pF per inch
4. Trace signal coupling must limited as much as possible by avoiding the routing of adjacent PCI signals close to RTCX1 and R TCX2
5. Ground guard plane is highly recommended







[illegible]

RESUME RESET

3VDDA

R388 1K0 5% 1/16W SMT0402 LR(NJU)

10nF

PNP RT1P441M-T111-1 -50V -100mA SC-70 3PIN IDC LR(NJU) Q44

D30

DIODE SWITCHING 1S3355 60V 100mA SOD-323 2PIN PS1 LR(NJU)

3VDDA

R387 1K0 5% 1/16W SMT0402 LR

U29

VCC

OUT

TC

SUB

GND

C465 1000pF 50V 10% SMT0402 X7R LR(NJU)

LNR-IC P5T1922NR 2.8V SOT-25 5PIN MITSUMI LR(NJU)

Rise edge : 1-2us
ICH7m Spec : less 50us

PM_RSTB* (21,37)

PM_RSMRST# should go high no sooner than 10ms after both Vccsus3_3 and Vccsus1_5 have reached their nominal voltage

Rise edge : 1-2us

ICH7m Spec : less 50us


[illegible]

(7,9,11,14,16,17,18,19,20,21,22,24,25,26,29,30,31,32,33,35,37,39,43,44,45) 3VDDM ○ 3VDDM


(9,18,19,20,21,22,24,28,29,30,31,33,37,41,43,44) 3VDDA ○ 3VDDA

 **First International Computer, Inc.**
5FL, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, R.O.C
(886-2)8751-8751


Title			
Penryn+Candiga GL40+ICH9M(VME40)			
Size	Document Number	Rev	
C	Reset Circuit	0.1	
Date:	Friday, September 04, 2009	Sheet	23 of 47



LED indicator control logic



DIP SWITCH







KBSEL2	KBSEL1	
ON	ON	UK Keyboard
	OFF	Reserved
OFF		JP Keyboard
OFF	OFF	US Keyboard

CRISIS#	ON	CRISIS mode
	OFF	Normal
CMOS_CLEAR#	ON	Reset RTC
	OFF	NONE

Status Indicator SPEC:

Battery Status.
HDD / NAND Flash Status.
CAPS Lock.
NumLock
RF Status.

CHARGER	HDD	CapsLock	NumLock	WIRELESS
				

(20,37,41,43)	PMU3V	PMU3V
(9,18,19,20,21,22,23,24,28,29,30,31,33,37,41,43,44)	3VDDA	3VDDA
(7,9,11,14,16,17,18,19,20,21,22,23,24,25,29,30,31,32,33,35,37,38,43,44,45)	3VDDM	3VDDM
(22,28,30,31,39,43,44)	5VDDA	5VDDA
(37,43)	PMU5V	PMU5V

 First International Computer, Inc. SFL NO.300, Yang Guang St., NeiHu 114 TAIPEI, TAIWAN, ROC (886-2)8751-8751		Confidential	
File			
Penryn+Candiga GL40+ICH9M(VME40)			
Size C	Document Number		Rev
	DIP SW / LED / LID		0.1
Date:	Friday, September 04, 2009	Sheet	26 of 47

NOTE

SATA differential stripline 20:5:6:5:20
SATA differential microstripline 20:6:6:6:20
請包GROUND



SATA Layout Note:


MS or SL:

6mils 6mils 20mils 6mils 20mils 6mils 6mils 20mils


TX

RX

- * Zdif = 100 Ohm +/- 10%. TX & RX should refer GND.No via & stubs.The Best layer is Top.
- * TX/RX trace length < 2 inches.
- * TX+/- need matching trace ±10 mils length.
- * RX+/- need matching trace ±10 mils length.
- * SATA Pair to Pair Trace matching trace ±10 mils length.




CD-ROM CNN



(9,22,25,30,35,39,43,44,45) 5VDDM 5VDDM


First International Computer, Inc. 5FL NO.300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751			
Confidential			
Title: Penryn+Candiga GL40+ICH9M(VME40)			
Size:	Document Number:	Rev:	
C	SATA HDD & ODD CON	0.1	
Date:	Friday, September 04, 2009	Sheet:	27 of 47


當田



檔









The diagram illustrates a transformer with two distinct ground planes. On the left, a **GND PLANE** is shown with pins E, 8, 0, 5, and 5. These pins are connected to TX-, TX+, GND, RX+, and RX- respectively. A note indicates that the distance between the TX and RX pairs is **LESS THAN 0.1"**. The right side of the transformer is connected to an **Isolated GND**, with pins R, J, 4, and 5 connected to the secondary winding. The transformer core is labeled **Transformer**.

[illegible]

U3					
LAN_MDIO0P	7	TX-	TD-	6	LAN_TXD0+
LAN_MDIO0N	8	TX+	TD+	5	LAN_TXD0-
LAN_MDIO2T	9	TXCT	TDCT	4	LAN_TXD2T
LAN_MDIO1T	10	RXCT	RDCT	3	LAN_TXD1T
LAN_MDIO1P	11	RX-	RD-	2	LAN_TXD1+
LAN_MDIO1N	12	RX+	RD+	1	LAN_TXD1-


TRANSFORMER 10/100 SYMMETRIC 2TR+2CHOKE 12PIN SMT 12.7*9.5*2.0mm LAN0072-50(FOR VME650 ONLY) Linkcom LR(NLJ)



Mic-In Jack

OPTION


Modify Connector 20090504





NOTE

MIC1IN, MIC2IN, INTERNAL_MIC
請包AGROUND

Head-Phone Jack



Speaker Conn




First International Computer, Inc. 5FL NO.300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751			
Confidential			
File	Penryn+Candiga GL40+ICH9M(VME40)		
Size	Document Number	Rev	
C	HP OUT & MIC IN	0.1	
Date	Friday, September 04, 2009	Sheet	36 of 47



stuff

P/N:24-10966-51


For CPU Heat Sink



stuff

P/N:24-10966-51


For FAN



stuff

P/N:24-10732-21


For MDC



stuff

P/N:24-11743-50


For mini car







Not stuff 8/16 for Robson

P/N:24-11618-50


For Robson connector NUT




20080518 modify hole



COUPON4X2



FIC First International Computer, Inc.	
6FL AND 300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751	
Confidential	
Title	Penryn+Candiga GL40+ICH9M(VME40)
Size	Document Number
C	Screw Hole
Date	Friday, September 03, 2009
Sheet	38 of 47
Rev	0.1



(22,28,30,31,43,44) 5VDDA ○ 5VDDA

(7,9,11,14,16,17,18,19,20,21,22,23,24,25,26,29,30,31,32,33,35,37,43,44,45) 3VDDM ○ 3VDDM

(9,22,25,27,30,35,43,44,45) 5VDDM ○ 5VDDM



(24,41,44,45) DCIN ○ DCIN

First International Computer, Inc.
3FL, NO.300,Yong Guang St.,Neihu
114 TAIPEI, TAIWAN, R.O.C
(886-2)8751-6751

Penryn+Candiga GL40+ICH9M(VME40)

File	Document Number	Rev
Size	BLOCK	0.1
C		
Date	Friday, September 04, 2009	Sheet 39 of 47


VME50 Power Block




First International Computer, Inc. 5FL AND 300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751			
Confidential			
File	Penryn+Candiga GL40+ICH9M(VME40)		
Size	Document Number	Rev	
C	Power Block	0.1	
Date	Friday, September 04, 2009	Sheet	40 of 47

ADPIN, BATIN, DCIN, ADPOUT+


ADPIN




DCIN



BATIN




ADPOUT+



(24,39,44,45) DCIN O DCIN
(20,26,37,43) PMU3V O PMU3V
(9,18,19,20,21,22,23,24,28,29,30,31,33,37,43,44) 3VDDA O 3VDDA


First International Computer, Inc. 3FL AND 300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751			
File	Penryn+Candiga GL40+ICH9M(VME40)		
Size	Document Number	Rev	
C	ACIN, BATIN, DCIN, ADPOUT+	0.1	
Date:	Friday, September 04, 2009	Sheet	41 of 47

Charger




1.8VDDS / 1.5VDDM / 0.9VDDM/1.05VDDM


1.8VDDS/1.5VDDM





1.05VDDM




CPU Core Power




MMB Board con



20090417 modify







SENSOR PAD





TP1--TP2--TP3

trace:spacing=7:7
Button-GND spacing 0.5mm
Button-Button spacing 10mm
PAD Diameter 8-10mm ,rotundity or squareness
SMBUS trace and data can't parallel
GND plane Partial GND fill 60%




USB WIDTH 5MILS,
SPACING 7MILS,
請包GROUND



USB WIDTH 5MILS,
SPACING 7MILS,
請包GROUND

For ESD.So,Please
close to USB CNN



For ESD.So, Please
close to USB CNN

